Senior Silicon Validation Engineer
This role involves leading the validation and characterisation of analogue and mixed-signal ASICs for trapped-ion quantum processors. Responsibilities include developing validation strategies, building reusable hardware and software, and conducting cryogenic measurements to ensure silicon acceptance.