Senior FPGA Verification Engineer
IonQ Oxford
Architect, develop and maintain advanced UVM/SystemVerilog verification environments for complex FPGA designs, defining verification plans with constrained-random testing and functional coverage. Build automated regression suites and CI pipelines, and debug issues with RTL designers to support quantum control systems.