Senior FPGA Verification Engineer
This role involves designing and implementing advanced UVM/SystemVerilog verification environments for FPGA-based quantum control systems. The engineer will develop simulation infrastructure, define verification plans with functional and code coverage, and collaborate with RTL teams to debug and ensure design quality. The position is central to ensuring the reliability of hardware supporting cutting-edge quantum computing systems.