Senior FPGA Verification Engineer
This role involves designing and implementing advanced UVM/SystemVerilog verification environments for FPGA designs used in quantum computing control systems. The engineer will develop automated regression suites, define verification plans, and collaborate with RTL teams to ensure high reliability and performance of FPGA-based quantum hardware. The position emphasizes simulation infrastructure development and continuous integration within a cutting-edge quantum technology environment.