Senior FPGA Verification Engineer
This role involves designing and maintaining advanced UVM/SystemVerilog verification environments for FPGA-based quantum control systems. The engineer will develop simulation infrastructure, implement constrained-random testing and coverage-driven verification, and collaborate with RTL teams to debug and ensure design reliability. The position plays a key part in delivering high-performance, fault-tolerant systems for cutting-edge quantum computing applications.